



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/784,114	02/20/2004	Kelly Cameron	51798/RJP/B600	5258
23363	7590 03/04/2005		EXAMINER	
CHRISTIE, PARKER & HALE, LLP			TORRES, JOSEPH D	
PO BOX 7068			ART UNIT	PAPER NUMBER
PASADENA,	, CA 91109-7068		2133	
			DATE MAILED: 03/04/2004	-

Please find below and/or attached an Office communication concerning this application or proceeding.

<i></i>		×				
	Application No.	Applicant(s)				
Office Action Summany	10/784,114	CAMERON, KELLY				
Office Action Summary	Examiner	Art Unit				
The MAIL INC DATE of this communication as	Joseph D. Torres	2133				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailine earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be y within the statutory minimum of thirty (30) dwill apply and will expire SIX (6) MONTHS from a cause the application to become ABANDON	timely filed ays will be considered timely. m the mailing date of this communication. JED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 09 N	lovember 2004.					
2a) ☐ This action is FINAL . 2b) ☐ This	☐ This action is FINAL . 2b)☐ This action is non-final.					
Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.				
Disposition of Claims						
 4) Claim(s) 2-21 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed. 6) Claim(s) is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) 2-21 are subject to restriction and/or expressions. 	wn from consideration.					
Application Papers						
9) The specification is objected to by the Examine	er.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the	· · · · · · · · · · · · · · · · · · ·	• •				
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	•					
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applica rity documents have been receiv u (PCT Rule 17.2(a)).	ition Noved in this National Stage				
Attachment(s)	•					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summar Paper No(s)/Mail I 5) Notice of Informal 6) Other:					

Application/Control Number: 10/784,114

Art Unit: 2133

DETAILED ACTION

Page 2

Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 2-13, drawn to a memory array having a plurality of array cells, M, with selected array cells storing symbols therein, the memory array having a memory block length, N and an interleave depth, D; wherein the memory array includes a plurality of interleaver array rows, the plurality of interleaver array rows including a selected row, R_i, having a role length, S, determined by: S = [((D-1)/N)R_i] + 1, classified in class 714, subclass 788.
- II. Claims 14-18, drawn to a memory array having a plurality of array cells, M, with selected array cells storing symbols therein, the memory array having a memory block length, N and an interleave depth, D; wherein one of the read commutator and the write commutator changes position using a predetermined modulo technique, the predetermined modulo technique incrementing the position of the one of the read commutator and the write commutator by rows, wherein K and K satisfies: KD mod N ≡ 1, classified in class 714, subclass 702.
- III. Claims 19-21, drawn to a memory array having a plurality of array cells, M, with selected array cells storing symbols therein, the memory array having

Art Unit: 2133

a memory block length, N and an interleave depth, D; wherein the memory array includes a plurality of interleaver array rows, the plurality of interleaver array rows including a selected row, R_i , having a role length, S, determined by: $U = \lfloor ((D-1)/N)(N-1-R_d) \rfloor + 1$, classified in class 714, subclass 788.

The inventions are distinct, each from the other because of the following reasons:

Inventions Group I, Group II and Group III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention Group I has separate utility such as for interleaving wherein the memory array includes a plurality of interleaver array rows, the plurality of interleaver array rows including a selected row, R_i , having a role length, S_i , determined by: $S_i = C_i ((D-1)/N)R_i + 1$. In the instant case, invention Group II has separate utility such as in memory access wherein one of the read commutator and the write commutator changes position using a predetermined modulo technique, the predetermined modulo technique incrementing the position of the one of the read commutator and the write commutator by rows, wherein K_i and K_i satisfies: K_i mod N_i 1. In the instant case, invention Group III has separate utility such as for de-interleaving wherein the memory array includes a plurality of interleaver array rows, the plurality of interleaver array rows including a selected row,

Art Unit: 2133

 R_i , having a role length, S, determined by: $U = [(D-1)/N)(N-1-R_d) + 1$. See MPEP \S 806.05(d).

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group I-III is mutually exclusive, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art because of their recognized divergent subject matter, restriction for examination purposes as indicated is proper.

A telephone call was made to Peter C. Hsueh on 2/28/2005 to request an oral election to the above restriction requirement, but did not result in an election being made.

Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Torres whose telephone number is (571) 272-3829. The examiner can normally be reached on M-F 8-5.

Art Unit: 2133

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

